These parallel-in or serial-in, serial-out shift registers fea- ture gated clock inputs and an overriding clear input. All inputs are buffered to lower the drive. 74LS Counter Shift Registers are available at Mouser Electronics. Mouser offers inventory, pricing, & datasheets for 74LS Counter Shift Registers. Part Number: 74LS, Maunfacturer: Motorola, Part Family: 74, File type: PDF, Document: Datasheet – semiconductor.
|Published (Last):||15 July 2015|
|PDF File Size:||8.1 Mb|
|ePub File Size:||15.31 Mb|
|Price:||Free* [*Free Regsitration Required]|
Clocking is inhibited when either of the clock inputs are held high, holding either input low enables the other clock input. That’s exactly what I needed to know. I’ve stripped back my code to troubleshoot it.
74LS165N, 74LS165PC, 74LS166
It should be connected to the input pin of the arduino or the serial input of a cascading chip. I have found that TI data sheets are always very thorougher but steeped in their own convention.
Capacitor Expert By Day, Enginerd by night. Clocking is done on the low-to-high level edge of the clock pulse via a two input positive NOR gate, which permits one input to be used as a clock enable or clock inhibit function. How long will receive a response.
This is the way most chips work. Don’t know where it came from.
What else in the data sheet are you having trouble with? I had one mysteriously in my box-o-bits Now my order datasueet 74HC chips has arrived I have found that the pinouts are not only different but have different names.
I started this thread whilst trying to get my head around the different pin labeling on the Pin 6 is the clock inhibit and should be connected to ground for correct operation. I hope this serves others too.
74lz166 utilizing input clamping diodes, switching transients are minimized and system design simplified.
That is to reset it you need to put it low. The connections to the Arduino are: I did have all this working nicely with a chip: My friend and I had both ordered some s but during the shipping wait I happily found a in my stash of bits. Yep, I’m getting that.
The image in my diagram had come from the TI datasheet. Phillips or NXP as they are now can be a bit wordy but are easier to follow.
74LS Datasheet(PDF) – TI store
A buffered direct clear input overrides all other inputs, including the clock, and sets all flip-flops to zero. Just out of curiosity Want to post a buying lead? The 7ls166 is a parallel-in or serial-in, serial-out shift register and has a complexity of 77 equivalent gates with gated clock inputs and an overriding clear input. Synchronous loading occurs on the next clock pulse when this is low and the parallel data inputs are enabled. I don’t know if this helps When high, this input enables the serial data input and couples the eight flip-flops for serial shifting with each clock pulse.
74LS 데이터시트(PDF) – Motorola, Inc
This indicates that the pin should have a zero to activate the name of the function. You will probably find a line over the words Master Reset. James’ datasheet link yields a somewhat friendlier datasheet than the one I’d found from TI. Maybe I’ve got the input pin pull-down resistors the wrong way round!? Does anyone have a keener eye than me?